I ncreasing decentralized energy production challenges the distribution grid [1], [2] , and, in many countries, power generation and consumption are spatially separated, meaning that energy must be transferred over a long distance [3] . This calls for novel ways to transfer power to the loads without overloading grid feeders and to connect new intelligent loads and storage [4] , which typically form the actual electric grid hybrid (ac and dc) and couple with other energy networks (multimodal) [5] . In the current configuration, transformers are passive devices that do not enable dc systems to connect or interface the electric grid with other energy grids. One solution that provides hybrid and multimodal connectivity and possible power flow control is the solid-state transformer (SST), which is based on power electronic converters and a medium-frequency transformer for galvanic isolation [6] . Unfortunately, SSTs have not achieved market breakthrough even in traction and ships, where they can reduce space requirements and raise efficiency compared with low-frequency transformers [7] . However, applying the SST in the distribution system would be justified and its higher cost paid, by its increased functionality; therefore, it is more appropriate to define it as a "smart" transformer (ST) to highlight these dominant software aspects and emphasize that the main hardware requirement is to allow a connection point of hybrid distribution networks among dc and dc distribution. Consequently, an ST is an SST with available dc-link connectivity (i.e., a minimum of two stages) and significant flexibility in managing its ac and dc connection points, which calls for advanced identification and control algorithms [8] . Yet, this ST must compete with traditional transformers not only in functionality but also in efficiency and reliability. In the terms of reliability, traditional transformers are hard to outperform because their lifetime is in the range of several decades and they have a low maintenance requirement-a target hardly achievable with today's power semiconductor technology. Also, a traditional transformer's efficiency is expected to be higher than that of an SST, especially in a three-stage architecture [9] .
The goal of achieving high efficiency while preserving dc connectivity is addressed with a modular ST design using power semiconductors rated for lower voltage and current [8] .
In current modular-power-converter architecture design, the power electronic cells forming the converter are usually equally loaded. Activating or deactivating can be used to increase the efficiency of the system [10] but may lead to higher stress because of the activation and deactivation process [8] . Industry has proposed a software-based opportunity to reduce power converter stress: active thermal control. It has been applied to regulate thermal cycling during hightorque and low-speed drives to prevent system failure [11] .
Modular architectures can handle cell failures, especially if there is redundancy [12] . However, a series device for the electric grid, like the ST, which can process the full power going to consumers, must be designed with the highest possible availability. For example, high-voltage dc requires an availability of 99% [13] ; consequently, failure avoidance is one of the main targets of such systems.
Previous studies based on field data about failures in wind and photovoltaic systems showed that power modules and capacitors are the components most prone to failure [14] . Different components are subjected to different failure mechanisms that, in some cases, depend on processed power [15] . It is reasonable that once one cell of a modular architecture fails, independently of the failed component, the cell is sent to maintenance and replaced. The same cell is repair ed and becomes available again from the stock of replacement units ( Figure 1 ). This means that a modular converter is, by nature, a system made by differently aged cells.
This article introduces the concept of power routing in modular STs to implement active thermal control through unevenly loading the cells of the modular architecture. The aim is to avoid-or delay as much as possible-the failures dependent on the cell's processed power, shifting the load from the cells, whose components are older, as shown in Figure 1 . We present the power-routing concept and discuss experimental test results from three different prototypes [including a 98.35% peak efficiency, silicon-carbide (SiC)-based dc-dc converter] that demonstrate how power routing can influence efficiency, which is typically the most well-known drawback of active thermal control [16] . We present one case study that shows how the proposed approach can work in a real system and what the actual benefits may be in terms of lifetime of the mostly aged cells.
A Solid-State Transformer to a Smart Transformer
The concept of an SST was first introduced in 1968 by McMurray, who proposed a device based on solid-state switches with high-frequency isolation that behaved like traditional transformers [29] . Since then, the SST concept has been refined by opportunities made possible by new technologies and application requirements.
SSTs have a high potential to be used in electric distribution as the New Cell New Cell Differently Aged Cells P system n P 1 ≠ P 2 ≠ P n ≠ P system n P 1 = P 2 = P n = FIGURE 1 -A repairable system in operation: commissioning with new cells and different wear-out due to varied cell aging, replacement, and repair. The resultant aging conditions of each cell in the system are indicated in gray. different components are subjected to different failure mechanisms that, in some cases, depend on processed power.
enabling technology for smart-grid functionality. In this application field, the SST is supposed to replace the standard low-frequency transformer, connecting the medium-voltage (MV) grid to the low-voltage (LV) grid, enabling dc connectivity and offering services to both the LV and MV grids. The services requirement, together with the need for control and communication functions, makes this device a smart SST, leading to a new concept: the ST. New ST implementation possibilities have been proposed and classified in the literature, mainly due to the power electronics and semiconductors technology evolution. Figure 2 presents an overview of the possible architec tures, where the three-stage configuration enables dclink connectivity and also guarantees input/output decoupling of voltages and currents, providing the system control more degrees of freedom and making it the preferred candidate for an ST [8] .
The next choice in terms of architecture is the degree of modularity. Modular architectures consist of several cells rated for LV or low current, which are used as building blocks for the entire system. Conversely, a nonmodular system is based on a single power converter and usually takes advantage of high-voltage, wide-bandgap semiconductors [17] , [18] . Special devices with high-voltage capability, such as 10 kV SiC metal-oxidesemiconductor field-effect transistor (MOSFET) [18] or 15 kV SiC MOSFET [17] , are needed to handle the MV level in the power converter. Because these devices are only available for research purposes and still not available on the market, no currently available products use this technology. A standard approach to handle the MV in a nonmodular solution used in industrial applications is to employ semiconductor series connections; however, this demands an additional control effort to balance the voltage among the semiconductors.
Nonmodular architectures have the advantage of using a small number of semiconductors, drivers, and sensors, as well as a single transformer, which results in a lower number of potentially faulty components. On the other hand, modular architectures bring several advantages to power and voltage scalability, maintenance, and the implementation of fault-tolerance strategies [19] . In comparison to nonmodular architectures, modular architectures have reduced electromagnetic interference (EMI) emissions (due to the low / dv dt and / di dt ) and the ability to use standard LV rating devices that perform well, resulting in a highly efficient system [20] , [21] .
Another concept to consider is semimodular architecture, in which the basic cell is more complex than in the modular case. An example of a semimodular architecture is a structure using multiple active bridges connected to a multiwinding transformer. This kind of architecture has the same advantages of a full modular configuration but requires a lower number of transformers. Figure 3 shows the three-stage ST implementation, providing an overview of possible modular topologies and the possible basic cells for the dc-dc stage.
Cell Loading in a Modular System
System efficiency is a big concern in modular architecture design, and this parameter depends on single converter efficiency. Many design optimization methods have been discussed in the literature that consider a semiconductor's technology, the modulation, or reactive elements as the main input parameters to maximize the single cell efficiency [22] . Because these devices are only available for research purposes and still not available on the market, no currently available products use this technology.
In a system-level view, on the other hand, one more aspect can be used to optimize the overall efficiency of the system: the operation point of the individual cell with respect to system behavior. Figure 4 shows a typical efficiency curve of a system composed of three parallel connected cells ( ), N 3 = the efficiency curve of the single cell ( ), N 1 = and when two cells ( ), N 2 = are operating. As seen in this figure, the efficiency of a single cell in light load is much higher when a single converter is operating instead of all three converters, showing that, depending on the operation point, deactivating converters can benefit overall system efficiency. This operation method based on cell activation or deactivation was introduced in [10] as a way to improve system efficiency at light load. Currently, this concept is known as the phase-shedding technique, and it is commonly used in systems based on interleaved converters (either dc-dc or dc/ac/dc-ac). In the remainder of this article, we use phase for multiphase ac systems and phase shedding as the activation/ deactivation method.
Although unloading cells can increase system efficiency, doing so may have a negative impact on other converter or system parameters. For example, in a system based on an activation/deactivation method operating in light load, a single cell will be active and therefore the output current ripple will be higher (when compared with three operating cells), introducing higher stress in the output capacitors. As this example shows, the process of activating or deactivating cells puts efficiency and power quality coherent stress in contrast. In addition, the system can operate at a nonoptimum efficiency point if another parameter (e.g., temperature or lifetime) needs to be optimized.
The differences between the proposed approaches are reported in Table 1 . In the reliability assessment, it is mandatory to use a physics-offailure approach, which takes into account the real operating conditions and device loading, referred to as "mission profile" [8] . Applying physics-of-failure to the power electronics converter led to the finding that power semiconductors and capacitors are among the most fragile components [23] , and, for these components, the relevant failure mechanisms are known. In power electronic modules, which are commonly used to increase power density, thermal cycling affects the failure [24] . The failure mechanism is caused by cooling down and heating up, which causes mechanical stress between layers with different coefficients of thermal expansion. For instance, manufacturers give a power semiconductor's lifetime in the number of cycles with a certain magnitude, as shown in Figure 5 (a). Therefore, reliability is investigated in terms of thermal stress on the components for different load variations. Lifetime is related to the number of thermal cycles to failure ( ),
Nf with exponential influence of the magnitude T T and the average junction temperature during the cycle ( ) T , j mean . In particular, the average junction temperature represents the classical approach of thermally activated creep, modeled with the Arrhenius equation based on an activation energy [25] . In real applications, thermal cycles are distributed with different magnitudes and different average junction temperatures, which means these power cycling curves are not directly applicable. To overcome this problem, the damage is usually linearly accumulated as expressed with the Palmgreen Miner rule [16] .
Based on this knowledge, it is possible to analyze the effect of a thermal design on the lifetime of the system. In general, the design for a high-maximum junction temperature limits lifetime, while a design for a very lowjunction temperature might change the dominant failure mechanism or even let another component fail first. The system design for a maximum junction temperature T 60 K T = is shown in Figure 5 (b) and corresponds to the design for a maximum junction temperature of T 90
,max j = °C under the assumption of an ambient temperature of T 30 a = °C. The design for a lower junction temperature decreases the maximum thermal swing and the average junction temperature during this swing. To extend the analysis to modular systems with redundant power paths, a similar modular cell is assumed. Assuming that the losses are mostly related to processed power, the effect of asymmetrical loading on the lifetime of the system is investigated using the accumulated damage approach, by means of the Palmgreen Miner rule [16] . A reduction of cell power results in lower thermal cycles and, thus, the detected thermal cycles ci are shifted in lower stress ranges. A power increase shifts the cycles ci to higher stress ranges. This effect is illustrated in Figure 5 (c), where the effect of loading two parallel converters with equal and unequal power is shown. For equal converter loading, both undergo the same thermal swing as it was shown in Figure 5 (b) and result in similar lifetime consumption. As seen, an unbalanced loading with 30%-70% leads to a significant increase in the lifetime of the lightly loaded cell and a decrease of the highly loaded one. This example shows that it is possible to influence the lifetime of the modular system by controlling the power processed by the individual cells. It is important to note that lifetime also depends on many other components (e.g., capacitors) and their related failure mechanisms. Because the aim of this example is to demonstrate the influence of unequal module power sharing on the system's lifetime, the other failures and their mechanisms are not investigated.
Power Routing
As mentioned, activating or deactivating cells in a modular structure benefits efficiency but is detrimental to system reliability. Instead of activating or deactivating cells, routing the power while the cells are all active, as differentiated in Figure 6 , offers more freedom to optimize the conflicting goals to maximize the efficiency and lifetime. Figure 7 
= + + . In a standard operation scheme, the cells process the same amount of power; therefore p p p
Power routing is the optimization technique in which each cell processes a specified amount of power with the aim of improving the system's efficiency and reliability. The result can be .
! ! The cells can be connected in series or parallel or a mix of both. In the series connection, the cells share the same current , iT as illustrated in Figure Figure 7 (c), but each cell has the degree of freedom to control its output current, defined by , i i 1 2, and i3 . In that case, the parameter used to control cell power is the current instead of the voltage. Finally, both previously described connections can be combined in a series or parallel configuration, as depicted in Figure 7(d) , where the cells share the system's total voltage and current. In that configuration, they have the degree of freedom to control the power through the current or voltage control.
With the series approach, the semiconductors may need to be overrated in terms of blocking voltage capability because one cell will have higher output voltage and, consequently, higher dc voltage may be needed. Overrating the semiconductors' blocking voltage leads to a negative impact on the cost and efficiency of the converter, as the semiconductor's price and conduction losses are related to the voltage rating of the device. For example, a system based on three cells connected in parallel is shown in Figure 8(a) . In that system, each cell has an expected remaining lifetime defined by , and 1 2 3 m m m for the cells 1, 2, and 3, respectively. The remaining lifetime for cell 1 is lower than that of the other cells, and, once the cell reaches the end of its life, the entire system will fail. Therefore, to extend the expected lifetime of the entire system, it is necessary to increase the lifetime of cell 1. One strategy to increase power cells' lifetime is to reduce the operation temperature of the cells, as the temperature and lifetime are directly related [27] . This example is illustrated in Figure 8(b) , where, in the first moment, all cells process the same amount of power, resulting in similar operation temperature, but cell 1 has a reduced lifetime. With the power routing, the power processed by cell 1 ( ) p1 can be reduced to lower its temperature, as shown in Figure 8(b) . As a result, the expected lifetime of cell 1 and, consequently, the lifetime 
Balanced Power of the entire system, is increased. Of course, the power processed by cells 2 and 3 will increase, as will the temperature in these cells. Although the expected lifetimes of cells 2 and 3 are slightly reduced, system lifetime is increased. Thus, as this example shows, it is possible to delay the time to the next failure and therefore improve system availability. It can be said that the aim of power routing is to extend a converter's lifetime, delaying maintenance. However, the system should also be protected from random failures that cannot be predicted by actual prognostic systems. For this reason, fault-tolerant techniques must be implemented [28] and additional hardware should be installed. Different approaches can be pursued, depending on the level at which the redundant components are located (i.e., switch, leg, module, or system level). In our opinion, considering the high level of modularity envisaged for the system, the best approach is to install additional cells (modulelevel redundancy). In this case, the actual installed power is greater than the rated one, meaning the power routing can be applied even at full load when module temperature and stress on the semiconductor is higher. Therefore, redundancy protects the converter from random failures and enables the power routing capability at full load. Figure 9 (b) shows a modular ST architecture based on the cascaded H-bridge (CHB) converter connected to a quadruple-active-bridge (QAB) dc-dc converter. The CHB controls the input power to ensure a high power factor and also provides services such as reactive power control. Meanwhile, the QAB converter ensures the isolation required in this application and controls the LVdc voltage. The third stage is not considered in Figure 9 (b) because it is not relevant for the discussion in this section. The QAB converter's behavior was experimentally evaluated to verify whether uneven loading reduces overall system efficiency. Thus, the system was first evaluated for balanced condition and then for unbalanced power among the cells, with the aim to show the power routing's effect on system efficiency. For the sake of the experiment, the tests were obtained with ac voltage of 230 V, LVdc link of 200 V, and a power level of 1.5 kW. The cooling system is based on natural convection, so the thermal resistance remained constant regardless of the power processed by the modules.
Efficiency Impact of Power Routing
For the CHB, loss behavior according to the unbalanced power is observed in Figure 9 (a). Of course, losses increased for the overloaded cell, while they decreased for the unloaded cell. However, overall losses remained basically constant once the variation is only 0.01%, for a unbalanced condition of % P 40 T = (i.e., .
). Therefore, the impact Normalized Power (P/P out )
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LV dc Link = 0.01 nom of power routing on the CHB converter's efficiency is irrelevant and can be used to optimize lifetime without diminishing efficiency. The normalized efficiency curve for the QAB converter is presented in Figure 9 (c) for the balanced and unbalanced condition of % % P P P P P 25 50 and
These results show the QAB converter's normalized efficiency is only slightly reduced for high-power transfer, while for lower power transfer, the efficiency difference is even lower.
For the structure presented in Figure 9(c) , the unbalanced power processing approach does not have much effect on overall ST efficiency; hence, the power-routing concept can be applied to maximize reliability without deteriorating efficiency. To maximize reliability, a prognostic algorithm must be used to identify the aged cells and, consequently, reduce the power they process, extending their lifetime.
An alternative to semimodular architecture is to use a completely modular architecture, in which the QAB converter can be replaced by isolated converters attached to each CHB cell, composing a dc-dc stage. One option already presented in Figure 3 is to use the series-resonant converter, which can obtain high efficiency. To evaluate the efficiency benefits of the series-resonant converter, a dc-dc converter was optimally designed and its efficiency limit was evaluated. The converter's topology and prototype specification, as well as a picture of the developed prototype are presented in Fig ure 10 . SiC MOSFETs with very low on resistance ( ) R ( ) DS on have been used for the semiconductors. Three converters with parallel connected output ports were tested in the system, as illustrated on the scheme presented in Figure 3(b) . The efficiency curve obtained experimentally is illustrated in Figure 10 (c). The maximum efficiency is 98.35% at approximately 4 kW output power.
For insulated gate bipolar transistor (IGBT)-based converters, the semiconductor's losses mainly show a direct proportionality to the output current and, consequently, to the output power of the cell. Hence, the semiconductor's losses can be controlled by controlling the cell output power. Nevertheless, the semiconductor's losses on MOSFET-based converters are related, but not directly proportional, to the converter's output current. Because the emerging SiC-MOSFET devices are a promising technology for use in ST, the relationship between their losses and the output current/power has been evaluated. Figure 11(a) shows the conduction losses of an Si-IGBT and SiC-MOSFET device versus the output current for the series-resonant converter described in Figure 10 . As expected, the relationship between the Si-IGBT losses and the output current is linear (because of its characteristic constant drop voltage), while SiC-MOSFET losses are related to the square of the output current (because of its characteristic of constant resistance when conducting). Because of this nonlinear relationship, the semiconductor's losses on the unloaded and overloaded cell differ when power routing is used, even if the output power asymmetry of the unloaded or overloaded cell is the same.
To evaluate power routing's impact on the SiC-based converter, we connected two dc-dc converters, as illustrated in Figure 10 these results show the qaB converter's normalized efficiency is only slightly reduced for high-power transfer, while for lower power transfer, the efficiency difference is even lower.
cells in this case; both were simulated and experimentally tested. We used the series-resonant converter described in the previous section ( Figure 11 ). Simulation results showing the semiconductor's conduction losses are presented in Figure 11 (d), while the main waveforms obtained experimentally for balanced and unbalanced conditions are shown in Figure 11 (e). In the beginning of the simulation, both converters share the power equally (operation point: a). Then, an unbalanced condition is forced in which cell 1 is overloaded, processing 25% more power (operation point: b for Si-IGBT and d for SiC), and cell 2 is unloaded, processing 25% less power (operation point: c for Si-IGBT and e for SiC). These results show that, for IGBT devices, the additional conduction losses introduced in cell 1 are equal to the reduced conduction losses of cell
, in which the overall system conduction losses are constant. On the other hand, for SiC devices, the conduction losses added to cell 1 are higher than that saved from cell 2 (
. consequently, overall system losses are increased. Therefore, power routing does not affect the system's losses when Si-IGBT is used in the dc-dc stage. However, for SiC devices, the system's losses are increa sed when the power routing approach is employed, impacting overall system efficiency.
Lifetime Impact of Power Routing
We present a study case in the LV stage of the ST in Figure 12 to demonstrate a case using power routing. Three converter cells are installed in parallel and a mission profile with high-power fluctuation is applied to the converter. Without power routing, the power is split equally among the converter cells. Power routing is applied when there are different remaining lifetimes in the cells (e.g., a lower remaining lifetime in cell 1). Because power cycling is assumed to be the dominant failure mechanism in this study, it is required to reduce the power semiconductors' thermal swing; thus, it is beneficial to operate with constant power to reduce the thermal swing whenever it is possible. The routing capability depends on the number of cells and the mission profile. Here, the constant power is / 1 3 of the average output power, corresponding to 60%. In this case, the unloaded cell 1 needs to reduce its output power as soon as the power is lower than 20% of the rated power, and it needs to increase the power when the power exceeds 87% of the rated power. To determine thermal stress, the power semiconductors' junction temperature must be simulated. This is done assuming a converter designed for a maximum junction temperature of 90 °C and an ambient temperature of 40 °C. The power variations are assumed to change much slower than the time constants of the cooling path, which enables the time variance of the thermal impedances to be neglected. Thermal cycling of the unloaded cell 
Unbalanced Power Balanced Power is reduced, while the other two cells suffer from higher thermal stress compared to the case without power routing. Rainflow counting is applied and the accumulated damage is derived to quantify the effect. As it can be seen, damage to cell 1 is reduced to one-fifth its prior value, while the stress for cells 2 and 3 are six times higher. This is due to the exponential relationship between damage and temperature variation. The example is intended to show the method: a small variation of losses can produce big stress effects. The same small variation in losses causes only minimal efficiency variation, while the overall losses are only 1% bigger.
Conclusions
Modular ST architectures have several advantages, such as the use of LV/ current-rated devices, fault tolerance capability, low EMI emissions, and voltage and power scalability. An additional advantage that has not been exploited is the possibility to optimize system operation by routing the power differently among the cells.
This new approach is based on a repairable system with different modular cell ages. To extend lifetime, thermal cycling of the unloaded cell is reduced, while the other two cells suffer from higher thermal stress compared to the case without power routing.
the individual cells process different amount of power. Power routing can be used to reduce both the average temperature of the aged cells and also the thermal swing on the semiconductors, extending their lifetime. In this article, the power-routing approach has been shown to have a negligible influence on the efficiency while significantly delaying aged cell wear out.
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